# Ultra High Speed Submicron InP/InGaAs SHBTs with 478 GHz fmax

Daekyu Yu, Kyungho Lee, and Bumman Kim

## Dept. of E. E. Eng. and MARC, Pohang University of Science and Technology

## Abstract

InP based single heterojunction bipolar transistors (SHBT's) for high speed circuit applications were fabricated. Typical common emitter DC current gain ( $\beta$ ) and BV<sub>CEO</sub> were about 17 and 10V, respectively. Maximum f<sub>T</sub> of 154 GHz and f<sub>max</sub> of 478 GHz were achieved for 0.5x10 µm<sup>2</sup> emitter size devices at 300 kA/cm<sup>2</sup> collector current density and 1.5V collector bias. This is the highest f<sub>max</sub> ever reported for any non-transferred substrate HBTs, in so far as we know. This paper highlights aspects of the use of conventional process, and we are in great hopes that offer inherent advantages with direct implications to applications in high-speed electronic circuits.

### 1. Introduction

As the development of "multimedia" is recent years, high performance HBT's have been used extensively for applications in fiber optical communications and wireless communications. We have developed InP based SHBT's for the applications of high-speed electronic circuits and optoelectronic circuits, etc. Much effort has been made to reduce the base collector capacitance ( $C_{bc}$ ) and base resistance ( $R_b$ ) in HBT for a high speed operation since  $f_{max} \cong (f_T/8\pi R_b C_{bc})^{1/2}$ . The process techniques to reduce  $R_b$  and  $C_{bc}$  such as isolation implantation of the extrinsic base and collector region [1], laterally etched undercut [2], epi regrowth for the thick base layer [3], L-shaped base electrode [4], and transferred-substrate technique [5] have contributed to the remarkable improvement on the device performance.

However, this paper emphasize practical aspects of using only conventional process. The base resistance ( $R_b$ ) was minimized by optimizing base contact resistivity. To reduce the  $C_{bc}$ , a base-padisolation structure was utilized, which can eliminate the capacitance at the base-pad area. Additional, the emitter parasitic resistance and inductance were minimized by using emitter metal widening and air bridge structures.

### 2. Device Structure and Fabrication

The epitaxial layer of the fabricated HBTs is grown by Solid Source Molecular Beam Epitaxy (SSMBE) on a Fe-doped semiinsulating (100) InP substrate. The layer structure included, from the top, InGaAs emitter contact layer, InGaAlAs graded layers with gradual composition variation, InP emitter (700 Å, Si-doped to 7.0  $\times 10^{17}$  cm<sup>-3</sup>), InGaAs base (400 Å, C-doped to  $6.0 \times 10^{19}$  cm<sup>-3</sup> with 20 Å space), InGaAs collector layer (4000 Å, Si-doped to  $2.0 \times 10^{16}$  cm<sup>-3</sup>), and InGaAs subcollector.

Fabrication started with the evaporation of Ti/Pt/Au emitter contact metals having 0.8  $\mu$ m width. Emitter etch, which is one of the most delicate steps, was carried out by selective etch of citric-based and subsequent hydrochloric-based wet processes, and the emitter was slightly undercut. After the emitter etch, a self-aligned Pt/Ti/Pt/Au base metal was evaporated [Fig. 1(a)]. The emitter was protected by photo-resist using base contact mask and the base and collector layers were then etched with a citric-based etchant. Next, Polyimide was coated, and then flatly etched without mask using O<sub>2</sub> RIE until the emitter metal was exposed. Next, a Ti/Au emitter widening metal was evaporated [Fig. 1(b)], and second polyimide etch was performed until the epilayer was exposed. Next, SiN was deposited. The SiN was mask etched and the residual polyimide

was removed by ashering [Fig. 1(c)] [6]. The subcollector was etched for device isolation. In this etching process between the active base area and the base area for interconnecting base pad were isolated. Next, Ti/Pt/Au collector metal and pad metal were evaporated. Lastly, Au air-bridge formation followed [Fig. 1(d)]. An SEM pictures of the fabricated HBT is shown in Fig. 2. For high speed InP HBTs, the emitter and base metal widths were 0.8  $\mu$ m and 1  $\mu$ m. The base-to-emitter spacing measured form SEM picture was about 0.15  $\mu$ m.

### 3. Device Measurement Results

The I-V curves of the HBT with 0.5(0.15 µm undercut considered )  $\times$  10  $\mu$ m<sup>2</sup> emitter area were measured and depicted in Fig. 3. As shown, the common-emitter dc current gain ( $\beta$ ) of the HBTs are about 17 at a collector current density of  $1 \times 10^5$  A/cm<sup>2</sup>. The breakdown voltages of the HBTs at an open base,  $BV_{CEO}$  are 10 V. The Base sheet resistance of 482  $\Omega/\Box$  and specific contact resistivity of  $2.5 \times 10^{-7} \ \Omega \cdot cm^2$  were measured using Transmission Line Measurement (TLM). The transfer length, L<sub>T</sub>, expressed as  $(\rho_{BC}/R_{SB})^{1/2}$  is 0.228 µm, therefore, the base contact resistance was maintained low. The microwave performance of the fabricated HBTs was characterized by on-wafer S-parameter measurements from 0.5 to 40 GHz using a Agilent 8510C network analyzer. The frequency dependence of current gain, Mason's unilateral gain, and maximum stable gain/maximum available gain was shown in Fig. 4. The  $f_{T}$  and  $f_{max}$  were obtained assuming a –20 dB/decade frequency dependence of the current gain and Mason's unilateral gain, respectively. The  $f_{T}$  and  $f_{max}$  of HBT are 154.5 GHz and 478.4 GHz (Gain  $\cong$  21.7 dB at 40GHz), respectively, at I<sub>C</sub>=15.2 mA and V<sub>CE</sub>=1.5 V. This was the highest f<sub>max</sub> ever reported for any nontransferred substrate HBTs, in so far as we know. Also, Fig 5 shows the dependence of  $f_T$  and  $f_{max}$  on collector current density at V<sub>CE</sub>=1.5 V.

#### 4. Conclusions

The high-speed InP/InGaAs SHBTs were fabricated by using the developed POSTECH process. This process includes a base-pad isolation, emitter metal widening, and air bridge structures. High frequency performance of  $f_T = 154.5$  GHz and  $f_{max} = 478.4$  GHz was obtained for a 0.5 × 10  $\mu$ m<sup>2</sup> emitter. This is the highest  $f_{max}$  ever reported for any non-transferred substrate HBTs. This conventional process is a promising technique for high-speed electronic circuits. Also, as the device is scaled down, the device RF performance will be more and more progressed.



Fig. 1. Process flow (a) Self-aligned base metal, (b) Emitter metal widening, (c) SiN passivation, (d) Emitter Air bridge



Fig. 2. SEM pictures for the fabricated HBT with a 0.8(effective 0.5)  $\times$  10  $\mu$ m<sup>2</sup> emitter.



Fig. 3. Common emitter  $I_C\text{-}V_{CE}$  characteristics for the fabricated HBT with a 0.5  $\times$  10  $\mu m^2$  emitter

## 5. References

1317-1318, 1986.

- [2] W. Liu, et. al., IEEE GaAs IC Symp. Digest, pp. 167-170, 1995.
- [3] H. Shimawaki, et. al., *IEEE Trans. Electron Devices*, vol. 42, no. 10, pp. 1735-1744, 1995.
- [4] M. Yanagihara, et. al., *Tech. Dig. IEEE IEDM*, 1990, pp. 807-810.
- [5] Mark Rodwell, et. al., *GaAs 2000 Conference Proceedings*, Paris, France, pp. 1-2, Oct. 2000.
- [6] Kyungho Lee, et. al., *IEEE Trans. Electron Devices.*, vol. 49, No. 6, pp. 1079-1082, June, 2002.



Fig. 4. Frequency dependencies of  $|h_{21}|^2$ , MSG/MAG, and Mason's gain for the fabricated HBT with a  $0.5 \times 10 \ \mu m^2$  emitter.



Collector current density Jc [10<sup>5</sup> A/cm<sup>2</sup>]

Fig. 5. Dependence of  $f_T$  and  $f_{max}$  on collector current density for the fabricated HBT with a  $0.5 \times 10 \ \mu m^2$  emitter

<sup>[1]</sup> O. Nakajima, et. al., Electronics Letters, vol. 22, no. 25. pp.