

## 11.9 A Single-Chip Linear CMOS Power Amplifier for 2.4 GHz WLAN

Jongchan Kang<sup>1</sup>, Ali Hajimiri<sup>2</sup>, Bumman Kim<sup>1</sup>

<sup>1</sup>Pohang University of Science and Technology, Pohang, Korea

<sup>2</sup>California Institute of Technology, Pasadena, CA

A number of different CMOS implementations of power amplifiers (PAs) have performed well [1-4], but most of them are switching-type PAs. In this paper, we report the first demonstration of a single-chip linear CMOS PA for OFDM WLAN applications. This PA adopts a fully differential topology with a transformer-type output matching and operates at  $V_{DD} = 3.3V$ . All of the components are integrated on a single 0.18 $\mu$ m CMOS die, including input balun and output transformer, and no off-chip components are required.

A simplified schematic of the 2-stage CMOS PA that we have developed is shown in Fig. 11.9.1. For 3.3V operation, the power stages consist of 0.35 $\mu$ m NMOS transistors with high breakdown voltage and a feedback stabilization circuit. To compensate for the low RF power gain of the 0.35 $\mu$ m NMOS power cells, the driver cells consist of 0.18 $\mu$ m NMOS transistors and adopt a new self-biased cascode configuration for 3.3V operation. Compared to a conventional cascode structure, this configuration lowers the burden for gate-oxide breakdown and reduces the chronic generation of harmonics. The input balun uses a structure with square symmetry and the center tap of the secondary winding is connected to ground to achieve a precisely balanced signal and the 2<sup>nd</sup>-harmonic termination of the driver cell.

Integrating the output network using a low-loss transformer is very important for realizing a high PAE in a CMOS PA [2,5] and cannot be achieved using a conventional spiral transformer. For this reason, we have developed a new type of transformer on a Silicon substrate; the basic structure is shown in Fig. 11.9.2. This transformer consists of two half-turned slab inductors and the balanced signal is transformed into an unbalanced signal by purely magnetic coupling. In this transformer, the coupling coefficient  $k$  is high in the GHz band even though the half-turned two slab inductors and magnetic flux cancellation from the oppositional line doesn't exist, enhancing the passive efficiency ( $P_{out}/P_{in}$ ). Therefore, the loss is mainly determined by metal conductivity. For the output impedance matching, MIM tuning capacitors are connected to the inner and outer slab inductors as shown in Fig. 11.9.2. Since the transformer should be resonant at the operating frequency for minimum loss and the impedance should be matched at the same time, the values of the slab inductors and tuning capacitors should be carefully determined. In this CMOS technology, 2 $\mu$ m thick Al is used for the circuit and the integrated transformer is about 83% efficient (i.e., it has about 0.8dB of loss) at 2.4GHz when operated without bias. We have also confirmed that the passive efficiency can be further improved to over 90 % with Cu metalization. Since the center of the first slab inductor forms a virtual ground, the DC bias can be connected at this point, simplifying the bias circuit. The 2<sup>nd</sup>-harmonic termination for the linearization can be done with only one MIM-capacitor as shown in Fig. 11.9.2. Along with the inductance of the first slab inductor, the MIM capacitor causes the circuit to be resonant at  $2f_o$  and linearizes each cell of the power stage simultaneously.

In a class-AB CMOS PA, the transconductance and gate-source capacitance are the major sources of nonlinearity. Even though the 2<sup>nd</sup> harmonics generated by the transconductance are terminated at the transformer, significant residual 2<sup>nd</sup> harmonics still exist at the output because of the source inductance of bond

wires. Therefore, to further reduce the 2<sup>nd</sup> harmonics at the output, another MIM-capacitor is added at the common source of power stage which forms a  $2f_o$  resonance circuit along with the series inductance of bond wire, which is shown in Fig 11.9.1. For the self-cancellation of the 3<sup>rd</sup> harmonics caused by  $g_{m3}$ , the gate bias point is set to the  $g_{m3}$  zero-crossing point and the output impedance is adjusted for harmonic cancellation from the large signal. To reduce the harmonic generation from the gate-source capacitance, a deep N-well (DNW) is employed for the unit power cells. DNW under the active region of an NMOS transistor effectively reduces the gate-source capacitance nonlinearity without disturbing the DC characteristics. Besides, DNW can suppress the noise coupling through the highly conductive Silicon substrate, which is an important concern for SOC implementations.

This CMOS PA is designed for 2.4GHz WLAN with an OFDM signal, which is a follow-up IEEE 802.11g standard. The measured RF performance is shown in Fig. 11.9.3. At  $P_{1dB}$ , the PA delivers 24.5dBm with 19.8dB power gain and 31% PAE. To test EVM, a 54Mbps/64 QAM OFDM signal is applied; the measured result is also shown in Fig. 11.9.3, where the EVM of the signal source itself is 1%. From the figure, we see that the PA delivers 18.8dBm average power with 15.8% PAE and 4.6% EVM, and 17.9dBm with 14% PAE and 3% EVM. Figure 11.9.4 shows the output spectrum and signal constellation at 17.9dBm average output power with 3% EVM.

The CMOS PA is fabricated in a standard 0.18 $\mu$ m CMOS process and the performance is summarized in Fig. 11.9.5. Figure 11.9.6 shows a micrograph of the single-chip linear CMOS PA. The total chip area is 1x1.7mm<sup>2</sup>.

### Acknowledgements:

The authors acknowledge Samsung Electronics for the chip fabrication and especially thank Dr. Seonghan Ryu for the contribution of chip evaluation.

### References:

- [1] K. Chai and P. R. Gray, "A 1.9 GHz, 1W Class-E CMOS Power Amplifier for Wireless Communications," *IEEE J. Solid-State Circuits*, Vol. 34, No. 7, pp. 962-970, July, 1999.
- [2] I. Aoki, S. D. Kee, D. D. Rutledge and A. Hajimiri, "Fully Integrated CMOS Power Amplifier Design Using the Distributed Active-Transformer Architecture," *IEEE J. Solid-State Circuit*, Vol. 37, No. 7, pp. 373-383, Mar., 2002.
- [3] T. Sowalti and D. Leenaerts, "A 2.4 GHz 0.18 $\mu$ m CMOS Self-Biased Cascode Power Amplifier with 23 dBm Output Power," *ISSCC Dig. Tech. Papers*, pp. 294-295, Feb., 2002.
- [4] T. C. Kuo, B. B. Lucignan, "A 1.5W Class-F RF Power Amplifier in 0.2 $\mu$ m CMOS Technology," *ISSCC Dig. Tech. Papers*, pp. 154-155, Feb., 2001.
- [5] S. Kim, K. Lee, J. Lee, B. Kim, S. D. Kee, I. Aoki, D. B. Rutledge, "An Optimized Design of Distributed Active Transformer," *IEEE T. Microwave Theory and Techniques*, Vol. 53, Issue 1, pp. 380-388, Jan., 2005.




Figure 11.9.1: Simplified schematic of single-chip linear CMOS PA.




Figure 11.9.2: Basic structure of integrated transformer.




Figure 11.9.3: Measured RF performance ( $P_{out}$ , Gain, PAE) and EVM.




Figure 11.9.4: Output spectrum and signal constellation ( $P_{out}=17.9\text{dBm}$ ,  $\text{EVM}=3\%$ ).

Technology	0.18 $\mu\text{m}$ CMOS	
Power Supply	3.3 V	
Frequency	2.4 GHz	
Area	1 x 1.7 $\text{mm}^2$	
<b>RF performance at <math>P_{1\text{dB}}</math></b>	<b>measured</b>	
$P_{out}$	24.5 dBm	
Power gain	19.8 dB	
PAE	31 %	
<b>OFDM signal Test</b>	<b>54 Mbps/64 QAM</b>	
EVM	4.5 %	3 %
Average power	18.8 dBm	17.9 dBm
PAE	15.8 %	14 %

Figure 11.9.5: Performance summary.

Continued on Page 649




Figure 11.9.6: Chip micrograph (1x1.7 mm<sup>2</sup>).