A Handset Power Amplifier With High Efficiency at a Low Level Using Load-Modulation Technique

Joongjin Nam, Jin-Ho Shin, and Bumman Kim, Senior Member, IEEE

Abstract-A new monolithic-microwave integrated-circuit power amplifier for cellular handsets has been implemented using the load-modulation concept of the Doherty amplifier, which has a high efficiency at a low power level. In order to get a compact module, the $\lambda/4$ transmission line for the load modulation is replaced by a passive high-pass π -network, and the load-modulation circuit is also modified to function as a power-matching circuit of the main amplifier. The amplifier has two modes of operation, low- and high-power modes, controlled by a control voltage. At the high power mode, both the main and auxiliary amplifiers are operational and, at the low power mode, only the main amplifier generates output power enhancing the efficiency. For the code-division multiple-access environment, the amplifier at the low-power mode provides power-added efficiency (PAE) of 39.8% and an adjacent channel power ratio (ACPR) less than 49.8 dBc at 23.1 dBm, and the high-power mode PAE of 37.9% and ACPR of 46.4 dBc at 28 dBm. The efficiency is improved by approximately 18.8% at $P_{\rm out} = 23$ dBm by the load-modulation technique. For the advanced mobile phone system-mode operation, the amplifier delivers 26.1 dBm with PAE of 53% and 30.8 dBm with 48.7% at the low and high modes, respectively.

Index Terms—Advanced mobile phone system (AMPS), cellular, code division multiple access (CDMA), Doherty amplifiers, handset, InGaP/GaAs HBT, load modulation, $\lambda/4$ transmission line, power amplifiers (PAs).

I. INTRODUCTION

T HERE ARE increasing demands on highly efficient linear amplifiers for mobile handsets. The power amplifiers (PAs) usually deliver a high efficiency only near the maximum rated power level (~ 28 dBm), and the efficiency drops drastically as the output power level is reduced. For the code-division multiple-access (CDMA) system, the power level for usual operation is less than 20 dBm and the PAs operate mostly at the low-efficiency region. Since the PAs in a mobile handset consume a large portion of battery power, it is desirable to have a high efficiency at the backed-off power region to extend battery lifetime [1], [9], [11].

There are many efficiency enhancement techniques at the low-power region such as Khan, envelope tracking, linear amplification using nonlinear components (LINC), and load modulation [1], [7], [10]. The load-modulation scheme, which is described by Doherty, is a simpler circuit than the others, and

J. Nam and B. Kim are with the Department of Electric Engineering, Pohang University of Science and Technology, Pohang, Gyeongbuk 790-784, Korea (e-mail: pillar@postech.ac.kr).

J.-H. Shin is with Future Communication Integrated Circuit Inc., Bundang, Gyeunggi-do 463-020, Korea.

Digital Object Identifier 10.1109/TMTT.2005.852745



Where

- Z'_1, Z_2 : The effective impedances seen from each side of $Load(\mathbf{R}_L)$.
- Z_1 : The Load impedance seen by the main amplifier.
- Z_r : The charateristic impedance of ideal $\lambda/4$ transmission line.
- *I*₁ : The Main amplifier's Current Source.
- *I*₂ : The Auxiliary amplifier's Current Source.

Fig. 1. Operational diagram of the load-modulation circuit.

the most promising solution for the handset applications [1], [2], [9].

In the load-modulation amplifier, only the main amplifier generates output at a low-power level. At a high-power level, the main and auxiliary amplifiers generate output together. Therefore, the PA delivers a high efficiency at a low-power level while maintaining a comparable efficiency at a high-power level.

The classical Doherty amplifier uses a $\lambda/4$ transmission line for the load modulation, but it is not suitable for handset amplifier application due to the large size [1], [4], [6], [8]. To apply the load-modulation technique to a handset PA, the $\lambda/4$ transmission line is replaced by a lumped *LC* π -network [4]. Based on the circuit, we have demonstrated a linear PA with a high efficiency at the back-off region using GaAs HBT technology.

II. OPERATION OF PA BASED ON THE DOHERTY CONCEPT

Fig. 1 shows an operational diagram of the load-modulation technique suggested by Doherty. Let I_1 be the main amplifier's current source, I_2 is the auxiliary amplifier's current source, and the $\lambda/4$ transformer is an ideal $\lambda/4$ transmission line with characteristic impedance of Z_T . When both currents flow into load R_L , the effective impedances seen from each side of the load (Z'_1, Z_2) and the load impedance seen by the main amplifier (Z_1) are given by

$$Z_1 = \frac{V_0}{I_1'} = R_L \left(\frac{I_1' + I_2}{I_1'}\right) = R_L(1+\alpha)$$
(1)

$$Z_{2} = \frac{V_{0}}{I_{2}} = R_{L} \left(\frac{I_{2} + I_{1}'}{I_{2}} \right) = R_{L} \left(1 + \frac{1}{\alpha} \right)$$
(2)

2

Manuscript received November 15, 2004; revised February 6, 2005. This work was supported by the Ministry of Education, Korea, under Brain Korea 21 projects.

$$Z_1 = \frac{Z_T^2}{Z_1'} = \frac{Z_T^2}{R_L \left(1 + \frac{I_2}{I_1'}\right)} = \frac{Z_T^2}{R_L (1 + \alpha)}$$
(3)

$$\alpha = \frac{I_2}{I_1'} = \frac{Z_1'}{Z_2}, \qquad \text{where } 0 \le \alpha \le 1 \tag{4}$$

When the auxiliary amplifier is turned off, i.e., $\alpha = 0$, the impedances of Z'_1, Z_2 , and Z_1 are given by

$$Z'_{1,\alpha=0} = R_L \quad Z_{2,\alpha=0} = \infty \quad Z_{1,\alpha=0} = \frac{Z_T^2}{R_L}$$
(5)

and when the auxiliary amplifier is fully turned on, i.e., $\alpha = 1$, generating a current comparable to that of the main amplifier, the impedances of Z'_1, Z_2 , and Z_1 are given by

$$Z'_{1,\alpha=1} = 2R_L \quad Z_{2,\alpha=1} = 2R_L \quad Z_{1,\alpha=1} = \frac{Z_T^2}{2R_L}.$$
 (6)

From (5) and (6), we can see that the load impedance seen by the main amplifier (Z_1) and the auxiliary amplifier (Z_2) are modulated. If $Z_T = 2R_L$, the load impedance of the main amplifier is $4R_L$ when $\alpha = 0$ and the load impedances of both amplifiers are equal to $2R_L$ when $\alpha = 1$.

The power (P_0) at the load R_L is a sum of the powers from the main amplifier (P_1) and auxiliary amplifier (P_2) . P_0 at $I_2 = \alpha I'_1$ is described by

$$P_0 = P'_1 + P_2 = (1 + \alpha)P_1, \quad \text{where } 0 \le \alpha \le 1.$$
 (7)

Here, we have assumed that the two current sources deliver the same maximum power.

When the auxiliary amplifier is turned off, i.e., $\alpha = 0$, the output power (P_0) is obtained from (5) and (7) as follows:

$$P_{0,\alpha=0} = P_{1,\alpha=0} = V_0^2 / Z_{1,\alpha=0}.$$
 (8)

When the auxiliary amplifier is fully tuned on and two amplifiers generate the same power, i.e., $\alpha = 1$, P_0 is given by

$$P_{0,\alpha=1} = 2P_{1,\alpha=1} = 2V_0^2/Z_{1,\alpha=1}.$$
(9)

From (5), (6), (8), and (9), we can describe the relationship between the output power at $\alpha = 0$ and $\alpha = 1$ as follows:

$$P_{0,\alpha=1} = 2^2 P_{1,\alpha=0}(W) \tag{10}$$

$$P_{0,\alpha=1}(dBm) = 6 dB + P_{1,\alpha=0} (dBm).$$
 (11)

Equation (11) indicates that the maximum power with the auxiliary amplifier turned off is 6 dB lower than that when both the amplifiers are fully turned on. Therefore, a high efficiency at the lower power operation can be achieved by generating power from the main amplifier only with lower bias. For the high-power operation, the main and auxiliary amplifiers are higher biased, and both amplifiers generate full power. The load lines and biases of the two amplifiers are depicted in Fig. 2. For a linear operation with good efficiency, the amplifiers are biased at class AB.



Fig. 2. Load line variations for the main and auxiliary amplifiers. (a) Main amplifier. (b) Auxiliary amplifier.

III. IMPLEMENTATION OF THE LOAD-MODULATION PA IN MMIC FORM

For the conventional Doherty amplifier [4], the main amplifier needs a $\lambda/4$ line for the load modulation. The output matching network and load-modulation network are separated, and the additional matching network is needed for matching to the system impedance. However, the line is too big to be employed in a miniaturized amplifier module for a mobile handset. The line can be approximated by one of the four lumped component equivalents shown in Fig. 3 [5]. The lumped component values in this figure are given by

$$C = 1/2\pi f Z_T [F] \tag{12a}$$

$$L = Z_T / 2\pi f \left[\mathbf{H} \right] \tag{12b}$$

where f is frequency at which the line is $\lambda/4$ length [Hz]

$$Z_T = \sqrt{Z_L Z_S} \,[\Omega]. \tag{13}$$

In this study, the high-pass π -network is employed because the capacitor can function as a dc block and the inductor can be used for a dc bias. Due to the multiple functions of the elements, we can reduce the number of matching elements and save cost and total module size.



- Z_L : Load Impedance of Transistor[Ω]
- $Z_{\rm S}$: System impedance [Ω]
- f:Frequency at which the line is $\lambda/4$ length [Hz]
- L : Inductance [H]
- C : capatance [F]





Fig. 4. Matching schematic of the load-modulation amplifier.

Fig. 4 is the matching circuit schematic of the load-modulation amplifier. The $\lambda/4$ transmission line is replaced by the highpass π -network, but the inductor used for dc bias is replaced by



(a)



Fig. 5. MMIC chip and PCB board. (a) MMIC chip. (b) Test board module.

a transmission line because the inductor cannot support high dc current at a high-power region. To simplify the circuit topology and miniaturize the module, the impedance levels of the main amplifier and auxiliary amplifier (Z'_1, Z_2) are designed to be $2R_L = 100 \ \Omega$ for $R_L = 50 \ \Omega$ output load matching. One side of the high-pass π -network is designed to have $2R_L =$



Fig. 6. Schematic for the MMIC chip of the PA. (a) Auxiliary amplifier block. (b) Main amplifier block.

100 Ω and the other side (Z_1) is designed to have $Z_{L-\text{main}}$ (main amp's optimum load impedance) by adjusting Z_T suitably from (13), which is unequal to $2R_L$ (system impedance). Therefore, the modulation circuit functions as a dual-purpose circuit for load modulation and power matching, miniaturizing the module. There are other important design issues for the amplifier. When the auxiliary amplifier is turned off, the output impedance (Z'_{aux}) of the auxiliary amplifier circuit should be high, close to an open circuit to prevent any power loss through the amplifier path. When the auxiliary amplifier is turned on, $Z_{L_{\text{aux}}}$ should be power matched to the auxiliary amplifier and $(Z'_{\rm aux})^*$ is matched to $2R_L = 100 \ \Omega$. The matching circuit of the auxiliary amplifier may need a multisection topology to satisfy the above two conditions. We have designed the off-state impedance more than 600 Ω , which is near open [3], [4]. The amplification chain paths for the main and auxiliary amplifiers have different phase delays, and the input matching networks of the two amplifiers have to compensate the phase difference. The inductor in the input network is used for the phase compensation, and the capacitor and base ballasting resistor, which are not shown in Fig. 4, are used for input matching. Since the



Fig. 7. RF power and linearity performances of the PA. (a) Gain and PAE for the two modes of operations. (b) ACPR at offsets of 885 kHz and 1.98 MHz.

input networks of the main and auxiliary amplifiers are parallel combined, they matched to 100 Ω , respectively, for 50- Ω input matching.

Fig. 5 shows a photograph of the monolithic-microwave integrated-circuit (MMIC) chip and module on a printed circuit board (PCB) for test. The chip is fabricated using a commercial InGaP/GaAs HBT foundry process and the chip size is as small as $1 \text{ mm} \times 1 \text{ mm}$. Fig. 6 shows the schematic of the MMIC chip, and the PA is designed for cellular and advanced mobile phone system (AMPS) band operations at 824 to 849 MHz. The amplifier has two modes of operation controlled by the bias: high-power and low-power modes. The main and auxiliary amplifiers are two stage, and the driver amplifiers of both paths consisted of 2 μ m \times 40 μ m \times 6 cells. As discussed in (11), the sizes of the power stages are equal with 2 μ m \times 40 μ m \times 32 cells to get the maximum rated powers of 22 and 28 dBm at the low- and high-power modes. Inter-stage consisted of a series capacitor and shunt inductor, which also work for dc blocking and dc biasing, respectively. The ballasting resistor and capacitor are used at each unit cell in order to improve the amplifier stability, to prevent the thermal runaway, and to match the network.

Mode control switches are also integrated in the MMIC chip and controlled by a mode control voltage source (Vctrl). Vctrl is available from the baseband controller of a handset. In the



Fig. 8. Measured spectra at the peak powers of the high and low modes. (a) High-power mode @ $P_{\rm out}$ = 28 dBm. (b) Low-power mode @ $P_{\rm out}$ = 23.1 dBm.

low-power mode operation, the auxiliary path's drive and power stages are turned off by the mode control switch. At the same time, the quiescent bias of the power stage of the main amplifier is reduced, but the drive amplifier's quiescent bias point is not changed. At the high-power mode, all the transistors in the amplifiers are fully turned on and operated in class AB. This operation is similar to a conventional PA. The input matching circuits, load-modulation circuit, and output matching circuit are realized on a PCB to tune the phase delay and reduce RF output loss. Stack diodes are attached to prevent electrostatic discharge (ESD) at the input and output of each path and voltage source terminals.

IV. MEASUREMENT RESULTS

Fig. 7 shows the gain, PAE, and adjacent channel power ratio (ACPR) for two modes of operation of the amplifier using a



Fig. 9. Measured dc current versus $P_{\rm out}$ for the load-modulation PA by mode control.



Fig. 10. Gain and efficiency versus Pout for AMPS mode operation.

reverse-link IS-95A signal with a chip rate of 1.2288 Mc/s at 836.5 MHz. When Vctrl is 2.85 V, which is the low-power mode, the auxiliary amplifier is turned off, and only the main amplifier contributes to the output power. The total quiescent bias current is 23 mA with Vcc = 3.4 V. The PAE of the amplifier is 39.8% at P_{out} of 23 dBm, and ACPR is below 50 dBc and 53.5 dBc at 885 kHz and 1.98-MHz offsets, respectively. When Vctrl is 0 V, which is the high-power mode, the auxiliary amplifier is turned on and both the main and auxiliary amplifiers contribute to the output power. The total quiescent bias current is 67 mA with Vcc = 3.4 V. The amplifier has efficiencies of approximately 21%, 37.8% at $P_{out} = 23$ and 28 dBm, respectively, with ACPRs of below 46.5 and 56 dBc at 885 kHz and 1.98-MHz offsets, respectively. The data shows that the efficiency is improved approximately 18.8% at $P_{\rm out} = 23$ dBm by the load-modulation technique. The gain of the PA is 24.8 dB at 23 dBm in the low-power mode, and 29.8 dB at 28 dBm in the high-power mode. The control currents for the high- and low-power modes are 0 mA and less than 0.5 mA, respectively. Fig. 8 shows the CDMA spectra at the peak powers of the high and low modes, respectively, which indicate proper operations.

Fig. 9 shows the measured dc currents and the probability distribution function (PDF) versus output power (P_{out}) of the PA. There is a significant reduction in current consumption at a

lower power with comparable consumption at a high power operation. The average current is calculated by the equation in [9]. The average current of this PA is 42 mA in urban and 58.6 mA in suburban CDMA environments, which is reduced by 58%–64% compared to the standard PA in [9].

Fig. 10 shows one-tone continuous signal measurements of the amplifier for AMPS mode operation. The amplifier delivers 26.2 dBm with PAE of 53.4%, 30.8 dBm with 48.7% in the low-and high-power modes, respectively.

V. CONCLUSION

It has been shown that a handset PA based on the load-modulation technique can deliver highly efficient operation at low output power levels, backed off from the maximum output power, while maintaining high-power RF performances. In order to get a compact module, a $\lambda/4$ transmission line for the load-modulation circuit is replaced by a passive high-pass π -network. Each amplifier is designed for matching at 100 Ω for the combined 50- Ω impedance, and the load-modulation circuit is modifies to function as a matching circuit of the main amplifier, reducing the matching components. For the CDMA environment, the amplifier at the low-power mode exhibits PAE of 39.8% and ACPR less than 50 dBc at 23 dBm and the high-power mode PAE of 37.8% and ACPR of 46.5 dBc at 28.0 dBm. The efficiency is improved by approximately 18.8% at $P_{\text{out}} = 23 \text{ dBm}$ by the load-modulation technique. For the AMPS mode operation, the amplifier delivers 26.2 dBm with a PAE of 53.4% and 30.8 dBm with 48.7% in the low and high modes, respectively. These data clearly show that the new amplifier based on the load modulation to boost efficiency at the low-power level can be a viable circuit approach for handset application.

ACKNOWLEDGMENT

The authors thank FCI Inc., Bundang, Gyeonggi-do, Korea, for fabrication of the PA and technical assistance.

REFERENCES

- S. C. Cripps, *RF Power Amplifier for Wireless Communications*. Norwood, MA: Artech House, 1999.
- [2] W. H. Doherty, "A new high efficiency power amplifier for modulated waves," in *Proc. IRE*, vol. 24, Sep. 1936, pp. 1163–1182.
- [3] J. Nam, Y. Kim, J. Shin, and B. Kim, "A CDMA and AMPS handset power amplifier based on load modulation technique," in *Proc. 34th Eur. Microwave Conf. Dig.*, Amsterdam, The Netherlands, Oct. 2004, pp. 523–526.
- [4] Y. Yang, J. Yi, Y. Y. Woo, and B. Kim, "Optimum design for linearity and efficiency of microwave Doherty amplifier using a new load matching technique," *Microwave J.*, vol. 44, no. 12, pp. 20–36, Dec. 2001.
- [5] P. Vizimuller, *RF Design Guide Systems, Circuits, and Equa*tions. Norwood, MA: Artech House, 1995.
- [6] J. Cha, Y. Yang, B. Shin, and B. Kim, "An adaptive bias controlled power amplifier with a load-modulated combining scheme for high efficiency and linearity," in *IEEE MTT-S Int. Microwave Symp. Dig.*, vol. 1, Jun. 2003, pp. 81–84.

- [7] S. C. Cripps, Advanced Techniques in RF Power Amplifier Design. Norwood, MA: Artech House, 2002.
- [8] Y. Yang, J. Cha, B. Shin, and B. Kim, "A fully matched *n*-way Doherty amplifier with optimized linearity," *IEEE Trans. Microw. Theory Tech.*, vol. 51, no. 3, pp. 986–993, Mar. 2003.
- [9] T. Fowler, K. Burger, N. Cheng, A. Samelis, E. Enobakhare, and S. Rohlfing, "Efficiency improvement techniques at low power levels for linear CDMA and WCDMA power amplifiers," in *IEEE Radio Frequency Integrated Circuits Symp. Dig.*, Jun. 2002, pp. 41–44.
- [10] P. B. Kenington, *High-Linearity RF Amplifier Design*. Norwood, MA: Artech House, 2000.
- [11] M. Iwamoto, A. Williams, P. Chen, A. Metzgerm, C. Wang, L. E. Larson, and P. M. Asbeck, "An extended Doherty amplifier with high efficiency over a wide power range," in *IEEE MTT-S Int. Microwave Symp. Dig.*, vol. 2, May 2001, pp. 931–934.
- [12] Y.-J. Jeon et al., "A highly efficient CDMA power amplifier based on parallel amplification architecture," *IEEE Microw. Wireless Compon. Lett.*, vol. 14, no. 9, pp. 401–403, Sep. 2004.



Joongjin Nam was born in Uljin, Korea, in 1972. He received the B.S. degree in electronic engineering from Kwangwoon University, Seoul, Korea, in 1998, the M.S. degree in electrical engineering from Pohang University of Science and Technology (POSTECH), Pohang, Korea, in 2000, and is currently working toward the Ph.D. degree at POSTECH.

His current research interests include highly linear and efficient RF PA design and large-signal modeling of microwave devices.

Jin-Ho Shin, photograph and biography not available at time of publication.



Bumman Kim (S'77–M'78–SM'97) received the Ph.D. degree in electrical engineering from Carnegie–Mellon University, Pittsburgh, PA, in 1979.

From 1978 to 1981, he was engaged in fiber-optic network component research with GTE Laboratories Inc. In 1981, he joined the Central Research Laboratories, Texas Instruments Incorporated, where he was involved in development of GaAs power field-effect transistors (FETs) and MMICs. He has developed a large-signal model of a power FET, dual-gate FETs

for gain control, high-power distributed amplifiers, and various millimeter-wave MMICs. In 1989, he joined the Pohang University of Science and Technology (POSTECH), Pohang, Gyungbuk, Korea, where he is a Namko Professor with the Department of Electrical Engineering, and Director of the Microwave Application Research Center involved in device and circuit technology for RF integrated circuits (RFICs). He was a Visiting Professor of electrical engineering with the California Institute of Technology, Pasadena, in 2001. He has authored over 200 technical papers.

Dr. Kim is a member of the Korean Academy of Science and Technology and the Academy of Engineering of Korea. He is an associate editor for the IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES and a Distinguished Lecturer of the IEEE Microwave Theory and Techniques Society (IEEE MTT-S).