A Low Phase-Noise CMOS VCO With Harmonic Tuned *LC* Tank

Huijung Kim, Seonghan Ryu, Yujin Chung, Jinsung Choi, and Bumman Kim*, Senior Member, IEEE*

*Abstract—***This paper presents a phase-noise reduction technique for voltage-controlled oscillators (VCOs) using a harmonic tuned (HT)** *LC* **tank. The phase-noise suppression is achieved through almost rectangular-shaped voltage at the switching differential cell, which effectively maximizes the slope of the switching cell output voltage at a zero crossing point. In addition, the proposed technique also suppresses the down-conversion of the noise around the second harmonic frequency by the second harmonic short of the tank. One second HT VCO and two third HT VCOs are designed and implemented to evaluate the concept using a** 0.35- and 0.13 - μ m CMOS process. The figure-of-merit (FOM) **of the second HT VCO, third HT VCO1, and third HT VCO2 are 180.7, 183.7, and 189.5, respectively. The best FOM performance of the VCO has phase noises of 100.4, 132.0, and 140.8 dBc/Hz at 100-kHz, 1-MHz, and 3-MHz offset frequencies at the 2-GHz carrier, respectively. This VCO consumes 3.29 mA from a 1.8-V supply with the silicon area of 500** μ **m** \times **750** μ **m.**

*Index Terms—***CMOS, harmonic tuned (HT)** *LC* **tank, low phase noise, voltage-controlled oscillator (VCO).**

I. INTRODUCTION

AMAJOR challenge in the wireless industry is the high-level integration of functional blocks using low-cost CMOS technology. Among the efforts for the single-chip radio integration, the implementation of a low phase-noise voltage-controlled oscillator (VCO) attracts a lot of attention because a phase noise of the VCO is one of the most critical parameters for the quality of service of the information transfer function. As CMOS downscaling is in progress for high level integration at a low cost, the $1/f$ corner frequency of the small-size transistors tends to increase and this is the crucial problem of the CMOS VCO. Moreover, the integration of a high-Q LC tank is not easy due to the low resistivity of the silicon substrate, and this greatly affects the phase-noise performance. This paper presents an optimization technique for the phase-noise performance of the CMOS *LC* VCO, which reduces the flicker noise dominated $1/f^3$ -shaped part

Manuscript received November 15, 2005; revised March 1, 2006. This work was supported in part by the Ministry of Education and the Ministry of Information and Communication, Korea under the Brain Korea 21 Project, and by the Institute of Information Technology Assessment under the Information Technology Research Center Support Program.

H. Kim, J. Choi, and B. Kim are with the Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, Korea (e-mail: bignose@postech.ac.kr).

S. Ryu is with the RF Team, System Large Scale Integration Division, Semiconductor Business, Samsung Electronics Company Ltd., Yongin, Gyeunggi, Korea.

Y. Chung is with the Telecommunication System Division, Telecommunication Network Business, Samsung Electronics Company Ltd., Suwon, Gyeunggi, Korea.

Digital Object Identifier 10.1109/TMTT.2006.877439

and thermal noise dominated $1/f^2$ -shaped part of the noise spectrum. The phase-noise suppression is achieved through almost rectangular-shaped voltage at the switching differential cell, which effectively maximizes the slope of the switching cell output voltage at the zero crossing point. In addition, the proposed technique also suppresses down-conversion of the noise around $2f_0$ to the phase noise by the second harmonic short of the tank. The optimized CMOS differential VCO delivers a measured phase noise, which is 10 dB lower than a conventional one in both $1/f^3$ and $1/f^2$ regions.

II. PHASE-NOISE ISSUES AND VCO DESIGN

A. Phase-Noise Minimization

Recently, the theory and analysis for the physical processes of the phase noise in differential oscillators have made significant progress, and the techniques to lower the phase noise have advanced through the understanding of these phase-noise mechanisms [\[1\], \[2\].](#page-6-0) The phase noise is mainly induced from various mixing phenomena of the negative g_m switching differential pair. One of the main mixing phenomena is up- and down-conversion from the thermal noise component at the baseband and the harmonics of the oscillation frequency. The other one is up-conversion from the flicker noise in baseband to the phase noise in the fundamental frequency. The well-known phasenoise model for an oscillator is Leeson's proportionality [\[3\]](#page-6-0)

$$
L\{\Delta\omega\} \propto \frac{1}{V_o^2} \cdot \frac{kT}{C} \cdot \left(\frac{\omega_o}{Q}\right)^2 \cdot \frac{1}{\omega_m^2}.\tag{1}
$$

In (1), the phase noise is given as kT/C noise that is shaped in the frequency domain by an *LC* tank and normalized to the power in the tank. Phase noise is scaled by a specific noise factor F, which has been extracted recently for an *LC* oscillator [\[1\]](#page-6-0) from the noise model of mixer with a switching differential pair [\[4\].](#page-6-0) The noise factor is given by

$$
F = 2 + \frac{8\gamma IR}{\pi V_o} + \gamma \frac{8}{9} \cdot g_{\text{mbias}} \cdot R \tag{2}
$$

where **I** is the bias current, γ is the channel noise coefficient of the field-effect transistor (FET), R is the load resistance, and g_{mbias} is the transconductance of the current–source FET [\[4\].](#page-6-0) The first and second terms in (2) describe the phase-noise contributions from the resonator loss and differential-pair FETs, respectively. The third term in (2) signifies the phase noise produced by down-conversion of the CS noise component at the second harmonic of the oscillation frequency. The second term can be reduced by increasing V_o , which is the voltage across the

Fig. 1. Simulated S-parameters of the two tanks for $50-\Omega$ terminations.

Fig. 2. Schematic view of the third HT *LC* VCO.

resonator and is proportional to the slope at the zero crossing voltage of the switching cell [\[4\]](#page-6-0). Thus, increasing V_o means a steep rise at the zero crossing point. To realize the concept, we have employed a harmonic tuned (HT) *LC* tank, which can deliver a square waveform voltage to the cell [\[5\].](#page-6-0) From this concept, we have fabricated three VCOs and compared them with the standard VCOs.

B. Third HT LC Tank Design

The proposed *LC* tank is tuned up to the third harmonics, open at the fundamental frequency and third harmonic, and short at the second harmonic, as shown in Fig. 1. The center tank resonates at the fundamental frequency and the two side tanks resonate at the third harmonic, while the combined one provides the second harmonic short. Fig. 2 shows the schematic of the differential *LC* VCO with the tanks. The simulated output waveforms of the oscillator at the output node A and B of Fig. 2 are shown in Fig. 3. This waveform indicates the reduced noise from the switching core. The HT *LC* tank presents shortness at the second harmonic and stabilizes the tail voltage fluctuation, as shown in Fig. 4. Thus, through harmonic tuning, we can reduce the phase noise induced by the CS. Actually, since the phase noise from the resonator loss is also induced via modulation of zero crossing instants of the differential pair, harmonic tuning can also reduce the resonator noise portion.

The phase-noise close-in to the oscillation frequency is dominated by the flicker noise up-conversion and has a slope of

Fig. 3. Simulated output voltage waveform for: (a) standard *LC* VCO and (b) third HT *LC* VCO.

Fig. 4. Stabilization of the tail voltage fluctuation by the third harmonic tuning.

30 dB/decade. The noise sources for the up-conversion are the tail current source (CS) and negative q_m switching differential pair. The flicker noise from the tail CS is converted to f_0 due to the mixing action of the VCO circuit and the noise is delivered to the resonator as an AM noise [\[6\].](#page-6-0) After that, the AM noise is converted into an FM noise by the tuning varactor [\[1\]](#page-6-0). The FM sidebands appear as the close-in phase noise. The AM to FM conversion depends on the gain of the varactor and can be minimized by reducing the size of the CMOS varactor, while a wide tuning can be implemented by a capacitor array, which is switched on and off in parallel with the *LC* tank [\[2\]](#page-6-0). The switched tuning method is not adopted in this paper for a simple structure. Instead, a pMOS CS with a large gate length of 3 μ m is used for less $1/f$ noise generation.

Additionally, the tail node (the common mode node of the CS) oscillates at twice of the oscillation frequency $2f_0$ because the CS is pulled every time each nMOS (PMOS) transistor of the differential pair switches on. As a result, the flicker noise of the CS is up-converted to $2f_0$ through channel length modulation and it is mixed down to the oscillation frequency again

Fig. 5. Simulated result of the magnitude of the S-parameter of: (a) main and second harmonic tuning *LC* tanks and (b) total second HT *LC* tank.

and presents the close-in phase noise [\[6\].](#page-6-0) Therefore, to minimize the up-conversion of flicker noise from the tail CS, all even harmonics must be suppressed. The suppression of $2f_0$ made by the second harmonic short circuit at the tail node (the common-mode node of the CS) can minimize the phase noise from the CS. The flicker noise from the switching differential pair modulates the second harmonic voltage waveform at the common source node in every half period, which induces a noisy current in the parasitic capacitance at the source of each switching pair. This current is mixed down to the fundamental frequency by the switching pair, inducing the close-in phase noise. This phase noise is actually a small portion due to the switching nature of the oscillator, but this portion can be increased with downscaling of CMOS to nanosize. Though the CS flicker noise can be minimized by using MOS transistors with relatively large gate length, the nanosize transistors should be used for the switching pair for high-frequency operation and can be a problem in the nano-CMOS process. The $1/f$ noise in MOSFET is mainly caused by the carrier (de)trapping in localized oxide states. The switching with 50% duty cycle removes all memory in a silicon oxide state and it can be a means to reduce the $1/f$ noise itself by forcing the trap to release its captured electron [\[7\].](#page-6-0) The proposed harmonic tuning makes the oscillating wave rectangular, much like an ideal switching with 50% duty cycle. As a result, it can reduce the $1/f$ noise at the switching core.

C. Second HT LC Tank Design

The third HT *LC* tank can reduce the phase noise significantly by maximizing the slope of the output voltage wave at the zero crossing point and by suppressing the second harmonic at the tail node. However, it needs two inductors, which increase the chip area. To compromise the tradeoff between the slope at the zero crossing point and chip size, we have tried the second HT *LC* tank. Similar to the third HT tank, the second HT *LC* tank is open at the fundamental frequency and short at the second harmonic, as shown in Fig. 5. Fig. 6 shows the proposed VCO with the second HT *LC* tank. It reduces the second harmonic power at the drain of the CS. The VCO also increases the slope of the output voltage wave at the zero crossing point, as shown in Fig. 7. [Table I](#page-3-0) shows the simulated phase-noise contribution for the standard and second tuned *LC* VCOs at 100-kHz offset from the center frequency. The proposed second harmonic tuning technique can suppress the phase noise from various noise sources including the negative g_m core transistors. [Fig. 8](#page-3-0)

Fig. 6. VCO with the second HT *LC* tank.

Fig. 7. Simulated output voltage waveform for: (a) standard *LC* VCO and (b) second HT *LC* VCO.

shows the simulated phase noises of VCO1, VCO2, and VCO3 at 1-GHz carrier frequency as a function of the offset frequency and at offset frequencies of 100 kHz and 3 MHz as a function of carrier frequency. VCO1 is a standard *LC* VCO, VCO2 is the second HT *LC* VCO, and VCO3 is a standard VCO, which has bigger capacitor to fit the oscillation frequency to VCO2. Since the VCO2 has larger parasitic capacitance than VCO1 due to some additional component, the VCO1 has slightly higher carrier frequencies than VCO2. To compare phase noises between VCOs with the same carrier frequency, the phase noise of

VCO 1 (1.18 GHz) VCO 2 (1 GHz) Noise Contri Noise Contri-Noise source % of Total Noise sources % of Total oution $\rm (V^2/Hz)$ bution (V^2/Hz) 13.76 $CS.M5,th$ 3.90e-12 CS.M5, th $1.05e-12$ 17.49 Core.M1, th 3.61e-12 CS.M4, th 8.07e-13 12.75 13.41 3.61e-12 Core.M0, th 12.75 $CS.M5, fl$ 7.34e-13 12.18 3.60e-12 CS.M4, th 12.73 Core.M1,th 6.90e-13 11.46 2.71e-12 $6.90e-13$ **CS.M5, fl** 9.58 Core.M0,th 11.46 $2.29e-12$ 3.50e-13 5.81 Core.M0,fl 8.08 $CS.M4,f1$ $2.29e-12$ Core.M1,fl 8.07 3.08e-13 5.11 CS.R, rn CS.M4, fl $1.44e-12$ 5.09 Core.M2, th $2.24e-13$ 3.72 1.14e-12 4.02 Core.M3.th 2.24e-13 3.72 CS.R, rn 1.06e-12 1.90e-13 Core.M2, th 3.75 Core.M0,fl 3.15 Core.M3, th $1.06e-12$ 3.75 Core.M1,fl $1.90e-13$ 3.15

Fig. 8. Simulated phase noise of the three VCOs: (a) at 1-GHz carrier frequency and at (b) 100-kHz and (c) 3-MHz offset frequencies.

VCO3 is added in Fig. 8. The phase-noise improvement of the second HT *LC* VCO is 3–6 dB in all oscillation frequencies.

D. Third HT LC Tank With Noise Filtering Technique

The harmonic tuning technique reduces the switching time, from the on to the off state, of the negative q_m cell by increasing the slope of the output voltage wave at the zero crossing point. However, it cannot reduce the phase noise from the device itself. To reduce the phase noise effectively, the noise filtering technique is commonly adopted [\[2\]](#page-6-0). In a standard top-biased VCO, the common-source node of the N-MOS switching pair is connected to the ground. It forces one of the N-MOSs into the triode region as the rising differential oscillation voltage crosses V_T . Thus, the average resonator Q factor over a full oscillation cycle is reduced, degrading the overall phase noise. The filtering, by parallel resonation at $2f_0$ frequency using an inductor with the parasitic capacitor at the common source, stops the differential-pair FETs in the triode region from loading the resonator,

Fig. 9. Simplified schematic diagrams of: (a) standard VCO and (b) optimized HT VCO.

preventing the degradation of the resonator Q [\[2\].](#page-6-0) As shown in Fig. 9, an L_S is used to make a parallel resonation with the parasitic capacitance C_P at $2f_0$ frequency. This technique has an independent phase-noise reduction effect and the combination of the harmonic tuning and filtering techniques can reduce the phase noise significantly for $1/f^3$ and $1/f^2$ regions [\[8\].](#page-6-0) Using these techniques, a complementary VCO is designed to achieve the minimum phase noise. The phase-noise simulation results in [Fig. 10](#page-4-0) show the phase-noise reduction effect of each technique independently and also that of the combined case. The phase-noise contributions of the various noise components of the test VCO at 100-kHz offset frequency are summarized in [Table II](#page-4-0). The contribution of the phase noise from the $1/f$ noise at the negative g_m cell is dramatically reduced, as shown in [Table II](#page-4-0).

III. MEASUREMENT RESULTS

In this study, three types of VCOs are designed, implemented, and measured. The first one is the VCO with the second HT LC

TABLE I PHASE-NOISE CONTRIBUTION OF THE SECOND HT *LC* VCO

Fig. 10. Simulated phase-noise results for each technique.

TABLE II PHASE-NOISE CONTRIBUTION OF THE OPTIMIZED VCO

Standard LC VCO			Optimized LC VCO			
Noise sources	Noise Contri- bution (V^2/Hz)	% of Total	Noise sources	Noise Contri- bution (V^2/Hz)	% of Total	
Core.M0, fl	4.53e-12	18.23	CS.M0, th	$4.24e-13$	11.03	
Core.M1, fl	4.53e-12	18.23	CS.M1.th	$4.24e-13$	11.03	
CS.M1.th	3.77e-12	15.16	Core.M3, th	$4.00e-13$	10.43	
CS.M0, th	$2.69e-12$	10.81	Core.M2, th	$4.00e-13$	10.43	
CS.M1.fl	2.39e-12	9.60	Core.M0, th	2.75e-13	7.16	
Core.M1, th	1.50e-12	6.04	Core.M1, th	2.75e-13	7.16	
Core.M0, th	1.50e-12	6.04	$CSM1$, th	2.68e-13	6.97	
$CS.R.$ rn	1.17e-12	4.70	Reso.L1.m	1.76e-13	4.58	
CS.M0, fl	$1.09e-12$	4.38	Core.M0, fl	7.74e-14	2.1	
Reso.L1,rn	3.61e-13	1.45	Core.M1, fl	7.74e-14	2.1	

tank, the second one is the VCO with the third HT LC and noise filtering technique [\[8\],](#page-6-0) and the last one [\[9\]](#page-6-0) is the same architecture of the second one, but it is designed with another process to check the dependency for another process and frequency. The first is called the "second HT VCO," the second one is called the "third HT VCO1," and the last one is called the "third HT VCO2."

The "second HT VCO" and "third HT VCO1" are fabricated in a $0.35-\mu m$ CMOS process of STMicroelectronics, Paris, France. The "third HT VCO2" is fabricated in a 0.13 - μ m CMOS process of the Samsung Electronic Company Ltd., Yongin, Gyeunggi, Korea. The chips are measured on an HP4352S VCO/phase locked-loop (PLL) signal test system.

A. Second HT VCO

The microphotograph of the fabricated chip with a 0.6 mm \times 0.65 mm area is shown in Fig. 11. The frequency of oscillation could be tuned from 900 MHz to 1.05 GHz, which yields a tuning range of approximately 15%. Fig. 12(a) shows the phase noise versus the offset frequency for the standard VCO and second HT VCO at 1 GHz. Fig. 12(b) and (c) shows the phase noise of the two VCOs as a function of the carrier frequency, measured at offset frequencies of 100 kHz and 3 MHz, respectively. The phase-noise reduction by the second harmonic tuning is from 4 to 7 dB. These measurement results show a good agreement with the simulation results, as shown in [Fig. 8.](#page-3-0)

Fig. 11. Microphotograph of the second HT VCO. (Color version available online at: http://ieeexplore.ieee.org.)

Fig. 12. Measured phase noise of the standard VCO and second HT VCO: (a) at 1-GHz carrier frequency and at (b) 100-kHz and (c) 3-MHz offset frequencies. (Color version available online at: http://ieeexplore.ieee.org.)

B. Third HT VCO1

The microphotograph of the fabricated chip with 1.2 mm \times 0.43 mm area is shown in [Fig. 13.](#page-5-0) The VCO is tunable between 800 MHz and 1.1 GHz. [Fig. 14](#page-5-0) shows the phase noise versus the offset frequencies for the standard VCO and third HT VCO. The phase-noise reduction by the third harmonic tuning and noise filtering techniques is from 7 to 11 dB for the entire frequency range. The VCO achieves -89 , -116 , and -135 dBc/Hz at 10-kHz, 100-kHz, and 1-MHz offset frequencies from the carrier, respectively.

Fig. 13. Microphotograph of the third HT VCO1. (Color version available online at: http://ieeexplore.ieee.org.)

Fig. 14. Measured phase noises of the standard VCO and third HT VCO1.

Fig. 15. Microphotograph of the third HT VCO2. (Color version available online at: http://ieeexplore.ieee.org.)

C. Third HT VCO2

The microphotograph of the fabricated chip is shown in Fig. 15 with 0.3 mm \times 0.5 mm and 0.5 mm \times 0.85 mm areas for the standard and optimized VCO, respectively. Since the area of the optimized VCO is not effectively utilized for these test chips due to the location of the RF PADs, the increment of the area is relative large for the third HT VCO1. The VCO is tunable from 1.89 to 2.17 GHz. Fig. 16 shows the phase noise versus the offset frequencies for the standard VCO and third HT VCO2. The phase-noise reduction due to the third harmonic tuning and the noise filtering techniques is over 10 dB at the same frequency shown in Fig. 17. The VCO achieves -101.3 , 132.0, and 140.8 dBc/Hz at 100-kHz, 1-MHz, and 3-MHz offset frequencies from the carrier, respectively. Fig. 17 shows the phase-noise improvements for all control voltages for the standard and optimized VCOs at 100-kHz offset frequency.

Fig. 16. Measured phase noises of the standard VCO and third HT VCO2. (Color version available online at: http://ieeexplore.ieee.org.)

Fig. 17. Measured phase noise versus control voltage at 100-kHz offset frequency. (Color version available online at: http://ieeexplore.ieee.org.)

TABLE III SUMMARY OF THREE VCO PERFORMANCES

vco	Tech.	Frequency IGHz1	Power $(V_{DD} * I_{DD})$	type	Phase Noise [dBc/Hz]	@100KHz @ 1MHz
$2nd$ HT vco	0.35 um CMOS		$0.9 - 1.05$ 2.7V * 5.4mA	basic	-106.2	-126.9
				Opt.	-111.2	-132.4
3^{rd} HT VCO1[8] CMOS	0.35um	$0.8 - 1.1$	2.7V * 5.4mA	basic	-106.2	-126.9
				Opt.	-115.8	-135.4
3^{rd} HT VCO2[9]	0.13 um CMOS		1.89~2.17 1.8V * 3.3mA	basic	-91.24	-121.0
				Opt.	-100.4	-132.0

Table III shows the summary of three VCO performances. A figure-of-merit (FOM) has been defined in [\[10\]](#page-6-0) to compare the VCOs' performances

$$
\text{FOM} = L(\Delta \omega) \left[\frac{\text{d} \text{B} \text{c}}{\text{Hz}} \right] + 10 \cdot \log(P_{\text{DC}}[\text{mW}]) -20 \cdot \log \left(\frac{\omega_o}{\Delta \omega} \right) \tag{3}
$$

where $L(\Delta \omega)$ is the total single-sideband phase-noise spectral density at an offset frequency $\Delta\omega$, P_{DC} is total VCO power consumption, and ω_0 is the pulsation of oscillation. The FOMs of the second HT VCO, third HT VCO1, and third HT VCO2 are

TABLE IV VCO PERFORMANCE COMPARISON

vco	Tech.	Freq. [GHz]	[mW]	Power Phase Noise [dBc/Hz]	FOM
[5]	0.35um Bi-CMOS	1	14.5	-130.4 @1 MHz	-178.8
[11]	0.35um Bi-CMOS	1.91	10	-121 @600 KHz	-181.1
$[12]$	0.35um Bi-CMOS	5.6	13.5	-117 @1 MHz	-180.7
[13]	0.13 _{um} CMOS	$3.0 - 5.6$	$\mathbf{2}$	-114.5 @1 MHz	-186.5
[14]	0.18um CMOS	5.2	17.25	-126 @1 MHz	-188.2
$[15]$	0.35um CMOS	2.19	12.6	-139 @3 MHz	-185.3
2^{nd} HT vco	0.35 um CMOS	1	14.58	-132.4 @1 MHz	-180.7
3^{rd} HT VCO1 [8]	0.35 um CMOS	1	14.58	-135.4 @1 MHz	-183.7
3^{rd} HT VCO2 [9]	0.13um CMOS	2.17	5.92	-132 @1 MHz	-189.5

 -180.7 , -183.7 , and -189.5 , respectively. Table IV compares the FOMs of our VCOs with those of state-of-the-art VCOs reported [11]–[15].

IV. CONCLUSIONS

We have presented a technique to lower the phase noise of *LC* oscillators using the HT *LC* tank. The phase-noise suppression is achieved through almost rectangular-shaped voltage at the switching differential cell, which effectively maximizes the slope of the switching cell output voltage at zero crossing point. Beside the sharp switching, the proposed technique suppresses the down-conversion of the noise around the second harmonic frequency by the second harmonic short of the tank. It also reduces the differential pair flicker noise itself and is useful to down-scaling of CMOS technology. Three VCOs are implemented and measured to check the concept. To compromise the tradeoff between the slope at a zero crossing point and chip size, we have tried the second HT *LC* tank. The second HT *LC* VCO has less phase-noise improvement than the third HT *LC* VCO, but is smaller than the third one. The improvement of the proposed technique appears over a broad control voltage range. The measured FOM of the second HT VCO, third HT VCO1, and third HT VCO2 are $-180.7, -183.7,$ and -189.5 , respectively. The best performance of the VCO has phase noises of -100.4 , -132.0 , and -140.8 dBc/Hz at 100-kHz, 1-MHz, and 3-MHz offset frequencies from the 2-GHz carrier, respectively.

ACKNOWLEDGMENT

The authors would like to thank Future Communication IC Inc., Seoungnam, Gyeunggi, Korea, and Samsung Electronic Company Ltd., Yongin, Gyeunggi, Korea, for their assistance with the chip fabrication and packaging.

REFERENCES

- [1] J. J. Rael and A. A. Abidi, "Physical processes of phase noise in differential *LC* oscillators," in *Proc. Custom Integrated Circuit Conf.*, May 2000, pp. 569–572.
- [2] E. Hegazi, H. Sjoland, and A. Abidi, "A filtering technique to lower *LC* oscillator phase noise," *IEEE J. Solid-State Circuits*, vol. 36, no. 12, pp. 717–724, Dec. 2001.
- [3] D. B. Leeson, "A simple model of feedback oscillator noise spectrum," *Proc. IEEE*, vol. 54, no. 2, pp. 329–330, Feb. 1966.
- [4] H. Darabi and A. A. Abidi, "Noise in RF-CMOS mixers: A simple physical model," *IEEE J. Solid-State Circuits*, vol. 35, no. 1, pp. 15–25, Jan. 2000.
- [5] Y. Chung and B. Kim, "Low phase noise CMOS VCO with harmonic tuned *LC* tank," *Microw. Opt. Technol. Lett.*, vol. 42, no. 2, pp. 164–167, May 2004.
- [6] B. D. Muer, M. Borremans, M. Steyaert, and G. L. Puma, "A 2-GHz low-phase noise integrated *LC*-VCO set with flicker-noise upconversion mechanism," *IEEE J. Solid-State Circuits*, vol. 35, no. 7, pp. 1034–1038, Jul. 2000.
- [7] S. L. J. Gierkink, E. A. M. Klumperink, A. P. van der Wel, G. Hoogzaad, A. J. M. van Tuijl, and B. Nauta, "Intrinsic $1/f$ device noise reduction and its effect on phase noise in CMOS ring oscillators," *IEEE J. Solid-State Circuits*, vol. 34, no. 7, pp. 1022–1025, Jul. 1999.
- [8] S. Ryu, Y. Chung, H. Kim, J. Choi, and B. Kim, "Phase noise optimization of CMOS VCO through harmonic tuning," in *IEEE Radio Freq. Integr. Circuits Symp.*, Long Beach, CA, Jun. 2005, pp. 403–406.
- [9] J. Choi, S. Ryu, H. Kim, and B. Kim, "A low phase noise 2 GHz VCO using 0.13 μm CMOS process," in *Asia–Pacific Microw. Conf.*, Suzhou, China, Dec. 2005, pp. 2270–2272.
- [10] A. Wagemans, "A 3.5 mW 2.5 GHz diversity receiver and a 1.2 mW 3.6 GHz VCO in silicon-on-anything," in *IEEE Int. Solid-State Circuits Conf. Tech. Dig.*, Feb. 1998, pp. 250–251.
- [11] D. Ham and A. Hajimiri, "Concepts and methods in optimization of integrated *LC* VCOs," *IEEE J. Solid-State Circuits*, vol. 36, no. 6, pp. 896–909, Jun. 2001.
- [12] G. De Astis, D. Cordeu, J. Paillot, and L. Dascalescu, "A 5-GHz fully integrated full pMOS Low-phase-noise *LC* VCO," *IEEE J. Solid-State Circuits*, vol. 40, no. 10, pp. 2087–2091, Oct. 2005.
- [13] N. Fong, "Design of wideband CMOS VCO for multiband wireless LAN applications," *IEEE J. Solid-State Circuits*, vol. 38, no. 8, pp. 1333–1342, Aug. 2003.
- [14] T. Y. Kim, "High performance SOI and bulk CMOS 5 GHz VCO's," in *IEEE Radio Freq. Integr. Circuits Symp.*, Philadelphia, PA, Jun. 2003, pp. 93–96.
- [15] P. Adreanj and H. Sjoland, "A 2.2 GHz CMOS VCO with inductive degeneration noise suppression," in *Proc. IEEE Custom Integrated Circuit Conf.*, San Diego, CA, May 2001, pp. 197–200.

Huijung Kim received the B.S. and M.S. degrees in electronic engineering from Pohang University of Science and Technology (POSTECH), Pohang, Korea, in 2000 and 2002, respectively, and is currently working the Ph.D. degree in electronic engineering at POSTECH.

His interests include CMOS RF circuits for wireless communications, high-frequency analog circuit design, and mixed-mode signal-processing integrated-circuit design.

Seonghan Ryu was born in Seoul, Korea, in 1975. He received the B.S. degree in electronics engineering from Gyungbook National University, Daegu, Korea, in 1998, and the M.S. and Ph.D. degree in electronic and electrical engineering from Pohang University of Science and Technology (POSTECH), Pohang, Korea, in 2000 and 2005, respectively.

During his doctoral studies, he was involved with analog and RF integrated circuits for wireless communications and CMOS and Bi-CMOS technologies

with a particular focus on RF front-ends for multistandard applications and millimeter-wave circuits. In 2002, he was a Visiting Researcher of electrical engineering with the California Institute of Technology (Caltech), Pasadena. In 2005, he joined the Samsung Electronics Company Ltd., Yongin, Gyunggi, Korea, where he is currently a Senior Engineer involved with the design of RF CMOS transceivers for EDGE and wideband code division multiple access (WCDMA) wireless mobile phones. His research interests include advanced RF architectures and CMOS architectures and circuits for frequency synthesizers and transceivers.

Yujin Chung received the M.S. and Ph.D. degrees in electronic engineering from Pohang University of Science and Technology (POSTECH), Pohang, Korea, in 1998 and 2004, respectively.

In 2004, she joined the Samsung Electronics Company Ltd., Suwon, Gyeunggi, Korea, as a Senior Engineer involved with the development of satellite and terrestrial digital multimedia broadcasting mobile phones. Her interests include the phase-noise study of microwave oscillators and CMOS RF circuits for wireless communications.

Jinsung Choi received the B.S. degrees in electronic engineering from the Pohang University of Science and Technology (POSTECH), Pohang, Korea, in 2004, and is currently working toward the Ph.D. degree at POSTECH.

His main interests are CMOS RF circuits for wireless communications and mixed-mode signal-processing integrated-circuit design.

Bumman Kim (S'77–M'78–SM'97) received the Ph.D. degree in electrical engineering from Carnegie–Mellon University, Pittsburgh, PA, in 1979.

From 1978 to 1981, he was engaged in fiber-optic network component research with GTE Laboratories Inc. In 1981, he joined the Central Research Laboratories, Texas Instruments Incorporated, where he was involved in development of GaAs power FETs and monolithic microwave integrated circuits (MMICs). He has developed a large-signal model of a power

FET, dual-gate FETs for gain control, high-power distributed amplifiers, and various millimeter-wave MMICs. In 1989, he joined the Pohang University of Science and Technology (POSTECH), Pohang, Korea, where he is a Professor with the Electronic and Electrical Engineering Department and Director of the Microwave Application Research Center, where he is involved in device and circuit technology for RFICs. In 2001, he was a Visiting Professor of electrical engineering with the California Institute of Technology, Pasadena. He has authored over 150 published technical papers.

Dr. Kim is a member of the Korean Academy of Science and technology and Academy of Engineering of Korea. He is an associate editor for the IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES.